04:24.02 | *** join/#openjtag rwhitby` (n=rwhitby@au1.astc-design.com) |
06:52.26 | *** join/#openjtag |val| (n=kvirc@AFontenayssB-151-1-70-221.w81-48.abo.wanadoo.fr) |
06:54.04 | *** join/#openjtag pleemans (n=toi@116.54-246-81.adsl-static.isp.belgacom.be) |
06:57.32 | |val| | Hello all, I have a problem to write into the flash memory via JTAG. I can dump flash memory, I can write something in it (I see it), but when I restart the embedded device, the flash memory become like it was before I write something. Someone can help me to understand why ? (the MMU is disabled, AMR926ej, no DCache set) |
07:03.04 | keesj | and the flash detect works? |
07:10.09 | |val| | it's via the JTAG and via the CPU so it's detected like memory |
07:10.59 | |val| | but it's possible to write to flash memory with the cpu ? |
07:36.49 | |val| | I have read some informations about flashing flash devices. When you use the JTAG to flash this device, you use the CPU or you bypass it ? |
07:49.07 | keesj | |val|: the thing is that is usualy is memory-mapped so you need to know the address in memory where it is mapped |
07:59.15 | *** join/#openjtag pocek (i=pock@77-253-48-233.adsl.inetia.pl) |
07:59.56 | |val| | keesj: I searched specifications about the arm926ej and I found that the reset is at 0x0 or 0xffff0000. I have a copy of the bootloader in my pc and it's exactly the same as the code in 0xffff0000. So I conclude that 0xffff0000 contains the bootloader, and it's obligatory the flash (not a RAM memory), so I deviced to modify some bytes of the bootloader and when I restart nothing changes. |
08:00.23 | |val| | What did I miss ? |
08:02.09 | |val| | I don't have memory map specs of my embedded device |
09:32.31 | keesj | Don't know sorry |
09:33.29 | roxfan2 | usually you need to enable flash writing in some special way |
09:33.45 | roxfan2 | it doesn't work as writable memory |
09:33.56 | roxfan2 | what is your device? |
09:37.18 | |val| | roxfan2: the memory chip is a KBE00F005M |
09:37.32 | |val| | it contains SDRAM and NAND flash |
09:38.08 | roxfan | if it's an external flash you usually need to use CFI |
09:38.51 | roxfan | if openocd supports your specific cpu, try flash writing commands |
09:38.52 | |val| | there is a pin for write protection into flash memory (active up), I force it to down |
09:39.07 | roxfan | (not memory writing) |
09:40.17 | |val| | roxfan: if I understand well (french), you tell me it's not possible to write into flash memory directly with cpu, but we need specific command to write in ti ? |
09:40.34 | roxfan | yes, usually that's the case |
09:40.55 | roxfan | http://openocd.berlios.de/doc/Flash-Configuration.html#Flash-Configuration |
09:41.13 | |val| | roxfan: thanks a lot, I have to see to openocd way ? |
09:41.22 | |val| | any other documentation ? |
10:39.39 | *** join/#openjtag pirho (i=pirho@gateway/gpg-tor/key-0x2CEEC9CB) |
13:06.47 | *** join/#openjtag sesters (n=sesters@76-191-131-184.dsl.static.sonic.net) |
13:24.13 | *** join/#openjtag roxfan2 (n=dunno@36.191-244-81.adsl-dyn.isp.belgacom.be) |
13:33.47 | *** join/#openjtag jeez__ (n=jeez@200.184.118.130) |
14:06.02 | *** join/#openjtag sesters (n=sesters@76-191-131-184.dsl.static.sonic.net) |
18:34.03 | *** join/#openjtag __alex (n=alex@p5B3E517D.dip.t-dialin.net) |
19:05.10 | *** join/#openjtag pleemans (n=toi@d54C2AAB7.access.telenet.be) |
19:19.06 | *** join/#openjtag pocek_ (i=pock@77-253-48-233.adsl.inetia.pl) |
19:35.18 | *** join/#openjtag pingus_ (n=pingus@91.205.205.217) |
19:35.27 | pingus_ | hello there |
20:15.57 | *** join/#openjtag L_Deluxe (n=lou@c-68-53-134-58.hsd1.tn.comcast.net) |
22:27.02 | *** join/#openjtag brolin (n=brolin@190.157.13.75) |
23:02.14 | flyback | http://www.hardocp.com/image.html?image=MTIzNzQ3Njc2N2ZQWU1ISXNZVkZfMV8xX2wuZ2lm <--- this is a joke right? |
23:21.44 | *** join/#openjtag johnrw (n=johnrw@c-68-39-252-155.hsd1.nj.comcast.net) |
23:56.43 | flyback | bbl |