IRC log for #brlcad on 20080814

00:12.43siggraphmadant: I know, it happens
00:12.56siggraphit works now
00:13.58siggraphfyi, that could probably also be a bu_vls -- there are routines to get a vls from an argv and an argv from a vls
00:14.10siggraphto avoid having to manage memory based on nargv
00:14.32siggraphor even needing to know/keep nargv potentially
00:31.49CIA-23BRL-CAD: 03homovulgaris * r32421 10/brlcad/trunk/src/libpc/ (TODO pcParser.cpp pc_main.c): removal of memory leak by adding bu_free and correcting a copy error
00:33.45siggraphand issues like that :)
01:09.56*** join/#brlcad geocalc_ (n=geocalc@83-154-49-111.rev.libertysurf.net)
01:10.30*** join/#brlcad geocalc_ (n=geocalc@83-154-49-111.rev.libertysurf.net)
01:14.45*** join/#brlcad geocalc_ (n=geocalc@83-154-49-111.rev.libertysurf.net)
01:16.14geocalc_nick geocalc
01:16.25geocalc_ooo
01:30.19*** join/#brlcad geocalc_ (n=geocalc@83-154-49-111.rev.libertysurf.net)
01:31.01*** join/#brlcad geocalc (n=geocalc@83-154-49-111.rev.libertysurf.net)
01:56.59yukonbobwaves in; "Hello, cadheads"
01:58.50andrecasteloso ``Erik, any clues?
05:01.40CIA-23BRL-CAD: 03homovulgaris * r32422 10/brlcad/trunk/src/libpc/ (pcParameter.cpp pcParameter.h): adding iterators to the Parameter class, code transfer from hpp to cpp, commenting
05:58.58*** join/#brlcad andrecastelo (n=chatzill@189.71.68.135)
06:47.44*** join/#brlcad Elperion (n=Bary@p5B14F104.dip.t-dialin.net)
07:23.32*** join/#brlcad clock_ (n=clock@84-72-91-240.dclient.hispeed.ch)
07:40.06CIA-23BRL-CAD: 03homovulgaris * r32424 10/brlcad/trunk/src/libpc/ (pcParameter.cpp pcParameter.h pcParser.cpp): testing Variable reference addition to the Constraint Object using Parameter and VCSet methods, adding display() method to Parameter object
07:40.06CIA-23BRL-CAD: 03homovulgaris * r32423 10/brlcad/trunk/src/libpc/ (pcVCSet.cpp pcVCSet.h): adding Parameter related methods to VCSet : gtetParameter() getParaVariables(), modification to display() method, modifying return type of addVariable() functions from void to VariableAbstract *
07:52.33CIA-23BRL-CAD: 03homovulgaris * r32425 10/brlcad/trunk/ (include/pc.h src/libpc/pcParser.cpp src/libpc/pc_main.c): simplify pc_param struct by using a void * ptr rather than a union of different pointers
09:40.00*** join/#brlcad mafm (n=mafm@elnet-111.lip.pt)
09:43.19mafmhallo
09:59.24CIA-23BRL-CAD: 03homovulgaris * r32426 10/brlcad/trunk/src/libpc/pcGenerator.h: correcting assignment, interchanging lhs and rhs
10:19.13*** join/#brlcad clock__ (n=clock@84-72-91-240.dclient.hispeed.ch)
10:21.36CIA-23BRL-CAD: 03homovulgaris * r32427 10/brlcad/trunk/src/libpc/ (pcParameter.cpp pcVariable.h): changing intersection of intervals to assign the stepsize of the intersect and reducing the default size of double variables for testing
11:07.14*** join/#brlcad clock_ (n=clock@84-72-91-240.dclient.hispeed.ch)
11:22.55*** join/#brlcad docelic (n=docelic@78.134.198.146)
12:18.59*** join/#brlcad d_rossberg (n=rossberg@bz.bzflag.bz)
13:15.23*** join/#brlcad thing0 (n=ric@123.208.27.221)
15:09.04CIA-23BRL-CAD: 03homovulgaris * r32428 10/brlcad/trunk/src/libpc/ (pcParameter.cpp pcSolver.h pc_main.c solver_test.cpp): actual test of a constraint solution by using the implicit constraint methodology. approaching complete implicit constraint cycle
15:20.44*** join/#brlcad Elperion (n=Bary@p5B14F104.dip.t-dialin.net)
15:32.00*** join/#brlcad Axman6 (n=Axman6@pdpc/supporter/student/Axman6)
15:47.45*** join/#brlcad elite01 (n=elite01@unaffiliated/elite01)
16:32.36*** join/#brlcad thing0 (n=ric@123.208.27.221)
16:37.58CIA-23BRL-CAD: 03bob1961 * r32429 10/brlcad/trunk/src/external/ProEngineer/win32-msvc8/ (3 files in 2 dirs): proe-brl.vcproj has been renamed to proe-brl-4.0.vcproj
16:42.26CIA-23BRL-CAD: 03bob1961 * r32430 10/brlcad/trunk/src/external/ProEngineer/win32-msvc8/ (4 files in 3 dirs): renamed proe-brl to proe-brl-4.0
16:59.39CIA-23BRL-CAD: 03bob1961 * r32431 10/brlcad/trunk/src/external/ProEngineer/win32-msvc8/ (4 files in 3 dirs): Added proe-brl-3.0
17:32.56CIA-23BRL-CAD: 03erikgreenwald * r32432 10/brlcad/trunk/src/adrt/libtie/Makefile.am: s/BU/BU_LIBS/
18:17.54andrecastelo``Erik: do you think rtmlt shadow issue has something to do with materials? why?
18:28.08*** join/#brlcad docelic (n=docelic@78.134.199.31)
18:40.30*** join/#brlcad Elperion (n=Bary@p5B14F104.dip.t-dialin.net)
18:41.56*** join/#brlcad divide_by_zero (i=nwerneck@SDF.LONESTAR.ORG)
18:42.16divide_by_zerohello, folks...  how do I _run_  brl-cad??... :]
18:49.30divide_by_zerooh, it's installed on /usr/brlcad...
19:20.25louipcmged
19:30.13divide_by_zerolouips thanks, I found the tutorial and I am rendering already! =)
19:48.35divide_by_zeroI am trying to open a file from a website... what s the "step" format, can I convert it?...
19:49.28divide_by_zerohttp://www.micromo.com/servlet/com.itmr.waw.servlet.Anzeige?fremdaufruf=ja&kdid=40929&sprachid=1&htdigurl=/n112053/i404618.html
19:52.30*** join/#brlcad kcorbitt (n=d12559a6@bz.bzflag.bz)
19:55.01louipcI don't think there's a step converter yet
19:56.12louipcyou can do iges though
19:57.48divide_by_zeroI am trying iges, it seems some objects appear, but the main cylindrical body of the motor, for example, is missing... :/
19:58.05louipchehe
19:59.10divide_by_zeroI think I'll need to hack into these files... let's see
20:09.36CIA-23BRL-CAD: 03erikgreenwald * r32433 10/brlcad/trunk/src/adrt/ (libtienet/Makefile.am master/Makefile.am): lib fixes
21:16.01divide_by_zeroIf anyone manage to convert this file to BRL-CAD, I would be extremely thankful... I can't make it show the motor cylinder, just the top and bottom planes!... :/  http://www.lti.pcs.usp.br/~nwerneck/almoxarifado/1524_SR.igs
21:35.40siggraphdivide_by_zero: for starting, http://brlcad.org/wiki/FAQ  <-- second question ;)
21:37.52divide_by_zerothanks, siggraph . I already started the tutorial... my problem was finding where it was installed... :]
21:42.45prasad1sean: drop by the booth?
21:43.00siggraphprasad1: yeah
21:43.13siggraphtalked to ... jason something
21:43.25siggraphsaid he'd heard of you but he was fairly new himself
21:51.16*** join/#brlcad clock_ (n=clock@77-56-87-243.dclient.hispeed.ch)
21:56.19*** join/#brlcad jonored (n=jonored@dsl092-076-134.bos1.dsl.speakeasy.net)
22:03.08*** join/#brlcad prasad_ (n=psilva@static-70-108-244-218.res.east.verizon.net)
22:21.43*** join/#brlcad thing0 (n=ric@123.208.85.193)
23:21.13*** join/#brlcad Twingy (n=justin@74.92.144.217)

Generated by irclog2html.pl Modified by Tim Riker to work with infobot.